


Combinational Logic
sum-of-products



Today;
sequential Logic

Implement: 4 bit
counter
4-bit adder
4-bit register
clock

SR Latch

sub goal \rightarrow N-bit register

SR Latch



Clock



D Latch



Multiplexor



D Flip Flop







D Flip Flop CLR EN



1-bit Register


SR Latch Set Reset

Static RAM



R	S	Q	Q̄
0	0	0	1
0	1	1	0
0	0	1	0
1	0	0	1
0	0	0	1
1	1	X	X

SR Latch




Clock (signal)

crystal

rising edge

falling edge



10 Hz


100 Hz

1 GHz

cycle period

D Latch


SR Latch







Clock




Multiplexor




a	b	s	r
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1




D Flip Flop



D Flip Flop with CLR and EN



4-bit register



4-bit counter

